Open MPI logo

Hardware Locality Development Mailing List Archives

  |   Home   |   Support   |   FAQ   |   all Hardware Locality Development mailing list

Subject: Re: [hwloc-devel] Cacheline sizes
From: Brice Goglin (Brice.Goglin_at_[hidden])
Date: 2010-05-25 17:00:12

The attached patch implements a "linesize" cache attribute. You now get
things like
      L3Cache #0 (8192KB line=64)
        L2Cache #0 (256KB line=64)
          L1Cache #0 (32KB line=64)

>> Talking about caches, one thing we need to think about is Instruction
>> caches (we only gather Data and Unified caches on Linux so far).
> Why is runtime icache information important? :)

Some people manually optimizing their kernels want this kind of info as
well as TLB size for instance...