This web mail archive is frozen.
This page is part of a frozen web archive of this mailing list.
You can still navigate around this archive, but know that no new mails
have been added to it since July of 2016.
Click here to be taken to the new web archives of this list; it includes all the mails that are in this frozen archive plus all new mails that have been sent to the list since it was migrated to the new archives.
Le 31/01/2012 19:02, Dave Love a écrit :
>> FWIW, the Linux kernel (at least up to 3.2) still reports wrong L2 and
>> L1i cache information on AMD Bulldozer. Kernel bug reported at
> I assume that isn't relevant for open-mpi, just other things. Is that
In 1.5.x, cache info doesn't matter as far as I know.
In trunk, the affinity code has been reworked. I think you can bind
process to caches there. Binding to L2 wouldn't work as expected (would
bind to one core instead of 2). hwloc doesn't have instruction cache
support so far, so wrong L1i info doesn't matter.
I don't know if anybody in trunk uses shared cache size yet (for BTL SM
tuning for instance).
> We'll try to get some action out of AMD in the face of a procurement, if
> nothing else.
I just sent a link to the kernel bugreport to my hwloc contact at AMD.