Open MPI logo

Hardware Locality Users' Mailing List Archives

  |   Home   |   Support   |   FAQ   |   all Hardware Locality Users mailing list

Subject: Re: [hwloc-users] hwloc on Blue Gene/Q?
From: Christopher Samuel (samuel_at_[hidden])
Date: 2013-02-10 20:16:51


On 10/02/13 09:46, Brice Goglin wrote:

> The new "bgq" branch now contains proper topology for BG/Q nodes
> (including cores and caches, except the prefetching cache) as well as
> support for set/get binding of the current thread or of another thread.

Great! Is there a canonical way to build it?

I'm trying:

CC=mpicc CXX=mpicxx LD=mpicc ./configure

which compiles and links but only seems to discover the cores:

[samuel_at_avoca utils]$ srun ./lstopo-no-graphics -v
Machine (P#0 Backend=Linux OSName=CNK
OSRelease=2.6.32-279.14.1.bgq.el6_V1R2M0_3.ppc64 OSVersion=1
HostName=r01-id-j03.pcf.vlsci.unimelb.edu.au Architecture=BGQ)
   PU L#0 (P#0)
   PU L#1 (P#1)
   PU L#2 (P#2)
   PU L#3 (P#3)
   PU L#4 (P#4)
   PU L#5 (P#5)
   PU L#6 (P#6)
   PU L#7 (P#7)
   PU L#8 (P#8)
   PU L#9 (P#9)
   PU L#10 (P#10)
   PU L#11 (P#11)
   PU L#12 (P#12)
   PU L#13 (P#13)
   PU L#14 (P#14)
   PU L#15 (P#15)
   PU L#16 (P#16)
   PU L#17 (P#17)
   PU L#18 (P#18)
   PU L#19 (P#19)
   PU L#20 (P#20)
   PU L#21 (P#21)
   PU L#22 (P#22)
   PU L#23 (P#23)
   PU L#24 (P#24)
   PU L#25 (P#25)
   PU L#26 (P#26)
   PU L#27 (P#27)
   PU L#28 (P#28)
   PU L#29 (P#29)
   PU L#30 (P#30)
   PU L#31 (P#31)
   PU L#32 (P#32)
   PU L#33 (P#33)
   PU L#34 (P#34)
   PU L#35 (P#35)
   PU L#36 (P#36)
   PU L#37 (P#37)
   PU L#38 (P#38)
   PU L#39 (P#39)
   PU L#40 (P#40)
   PU L#41 (P#41)
   PU L#42 (P#42)
   PU L#43 (P#43)
   PU L#44 (P#44)
   PU L#45 (P#45)
   PU L#46 (P#46)
   PU L#47 (P#47)
   PU L#48 (P#48)
   PU L#49 (P#49)
   PU L#50 (P#50)
   PU L#51 (P#51)
   PU L#52 (P#52)
   PU L#53 (P#53)
   PU L#54 (P#54)
   PU L#55 (P#55)
   PU L#56 (P#56)
   PU L#57 (P#57)
   PU L#58 (P#58)
   PU L#59 (P#59)
   PU L#60 (P#60)
   PU L#61 (P#61)
   PU L#62 (P#62)
   PU L#63 (P#63)
depth 0: 1 Machine (type #1)
  depth 1: 64 PU (type #6)

cheers,
Chris

-- 
  Christopher Samuel        Senior Systems Administrator
  VLSCI - Victorian Life Sciences Computation Initiative
  Email: samuel_at_[hidden] Phone: +61 (0)3 903 55545
  http://www.vlsci.org.au/      http://twitter.com/vlsci