On Sep 24, 2011, at 5:52 AM, Jeff Squyres wrote:
> On Sep 24, 2011, at 7:46 AM, Jeff Squyres wrote:
>
>>> The funky thing here is that the parent/child links between the first
>>> socket and its core go across level 2 because nothing matches there. In
>>> the first socket, you have Socket(depth1)->Core(depth3) while in the
>>> second socket you have Socket(depth1)->Cache(depth2)->Core(depth3)
>
> Oh crap; this scenario is explicitly listed in the figure on page 21 of the letter PDF. :-\
>
> So... disregard my comments here.
You might want to point that section out in hwloc.h as this is somewhat non-intuitive.
>
> --
> Jeff Squyres
> jsquyres_at_[hidden]
> For corporate legal information go to:
> http://www.cisco.com/web/about/doing_business/legal/cri/
>
>
> _______________________________________________
> hwloc-devel mailing list
> hwloc-devel_at_[hidden]
> http://www.open-mpi.org/mailman/listinfo.cgi/hwloc-devel
|
![[Flag]](../../../../../community/mirrors/flag-us.gif){kind=small}