Open MPI logo

Hardware Locality Development Mailing List Archives

  |   Home   |   Support   |   FAQ   |  

This web mail archive is frozen.

This page is part of a frozen web archive of this mailing list.

You can still navigate around this archive, but know that no new mails have been added to it since July of 2016.

Click here to be taken to the new web archives of this list; it includes all the mails that are in this frozen archive plus all new mails that have been sent to the list since it was migrated to the new archives.

Subject: Re: [hwloc-devel] Cacheline sizes
From: Wheeler, Kyle Bruce (kbwheel_at_[hidden])
Date: 2010-05-25 17:12:21


On May 25, 2010, at 3:00 PM, Brice Goglin wrote:

> The attached patch implements a "linesize" cache attribute. You now get
> things like
> L3Cache #0 (8192KB line=64)
> L2Cache #0 (256KB line=64)
> L1Cache #0 (32KB line=64)

Cool!

>> Why is runtime icache information important? :)
>
> Some people manually optimizing their kernels want this kind of info as
> well as TLB size for instance...

I was being flip; I don't see why icache is more relevant to topology and the apparent purpose of hwloc than any other miscellaneous hardware detail (such as floating point unit count).

-- 
Kyle Wheeler, PhD
kbwheel_at_[hidden]